We are building EduLadder(ELADR) - Protocol

The Eladr Protocol is a decentralized, security and efficiency enhanced Web3 noSQL database powered by IPFS as the data storage layer https://ipfs.io/, and the Cardano block chain as the rewards token platform, https://cardano.org/. It provides a JSON based, IPFS layer 2 solution for data indexing and retrieval in an 'append only' file system built with open source Node.js API libraries.

Eladr tokens are designed to incentifised community members as a proof of contribution. Using that they can access diffrent infrastructure built on top of eladr


Using this You can,Buy courses,Reward others and exchange for real money.


WHITE PAPER Buy Now

Real Problems! Real Experts!

Join Our Telegram Channel !


The Eduladder is a community of students, teachers, and programmers. We help you to solve your academic and programming questions fast.
In eduladder you can Ask,Answer,Listen,Earn and Download Questions and Question papers.
Watch related videos of your favorite subject.
Connect with students from different parts of the world.
Apply or Post Jobs, Courses ,Internships and Volunteering opportunity. For FREE
See Our team
Wondering how we keep quality?
Got unsolved questions? Ask Questions
Billion Drop

We are starting air drop for the month November So that you can test alpha version of our eladr protocol that will release soon. Who ever has ever posted an answer on eduladder is eligible for this. Please update your profile with cardano address to test.

For any question or query please joinOur Telegram Channel !


Countdown Started

List Of Profiles Enrolled
Youtube Videohttps://www.youtube.com/watch?v=JnuD8IEan4s

Our Github Repo
FrontEnd BackEnd

We are looking for some great and cool people to work with us. Please sent your resume to admin@eduladder.com


You are here:Open notes-->VTU-->ADVANCED-COMPUTER-ARCHITECTURES--10CS74-

ADVANCED COMPUTER ARCHITECTURES 10CS74

How to study this subject



Subject Code: 10CS74 I.A. Marks : 25
Hours/Week : 04 Exam Hours: 03
Total Hours : 52 Exam Marks: 100
PART - A
UNIT – 1 6 Hours
Fundamentals Of Computer Design: Introduction; Classes of computers;
Defining computer architecture; Trends in Technology, power in Integrated
Circuits and cost; Dependability; Measuring, reporting and summarizing
Performance; Quantitative Principles of computer design.
UNIT – 2 6 Hours
Pipelining: Introduction; Pipeline hazards; Implementation of pipeline; What
makes pipelining hard to implement?
UNIT – 3 7 Hours
Instruction –Level Parallelism – 1: ILP: Concepts and challenges; Basic
Compiler Techniques for exposing ILP; Reducing Branch costs with 74
prediction; Overcoming Data hazards with Dynamic scheduling; Hardwarebased
speculation.
UNIT – 4 7 Hours
Instruction –Level Parallelism – 2: Exploiting ILP using multiple issue and
static scheduling; Exploiting ILP using dynamic scheduling, multiple issue
and speculation; Advanced Techniques for instruction delivery and
Speculation; The Intel Pentium 4 as example.
PART - B
UNIT – 5 7 Hours
Multiprocessors and Thread –Level Parallelism: Introduction; Symmetric
shared-memory architectures; Performance of symmetric shared–memory
multiprocessors; Distributed shared memory and directory-based coherence;
Basics of synchronization; Models of Memory Consistency
UNIT – 6 6 Hours
Review of Memory Hierarchy: Introduction; Cache performance; Cache
Optimizations, Virtual memory
UNIT – 7 6 Hours
Memory Hierarchy design: Introduction; Advanced optimizations of Cache
performance; Memory technology and optimizations; Protection: Virtual
memory and virtual machines.
UNIT – 8 7 Hours
Hardware and Software for VLIW and EPIC: Introduction: Exploiting
Instruction-Level Parallelism Statically; Detecting and Enhancing Loop-Level
Parallelism; Scheduling and Structuring Code for Parallelism; Hardware
Support for Exposing Parallelism: Predicated Instructions; Hardware Support
for Compiler Speculation; The Intel IA-64 Architecture and Itanium
Processor; Conclusions.
Text Books:
1. John L. Hennessey and David A. Patterson: Computer Architecture,
A Quantitative Approach, 4
th Edition, Elsevier, 2007.
(Chapter. 1.1 to 1.9, 2.1 to 2.10, 4.1to 4.6, 5.1 to 5.4, Appendix A,
Appendix C, Appendix G)
Reference Books:
1. Kai Hwang: Advanced Computer Architecture Parallelism,
Scalability, Programability, 2
nd Edition, Tata Mc Graw Hill, 2010. 75
2. David E. Culler, Jaswinder Pal Singh, Anoop Gupta: Parallel
Computer Architecture, A Hardware / Software Approach, Morgan
Kaufman, 1999. 



Official Notes


Add contents here

Notes from other sources


Add contents here

Model question papers


Add contents here

Previous year question papers


Add contents here

Useful links


Add contents here

Editors

arunwebberarunwebberarunwebberarunwebber


You might like this video:Watch more here

Watch more videos from this user Here

Learn how to upload a video over here