Consider a two level cache hierarchy L1 and L2 caches An application incurs 14 memory accesses per instruction on average For this application the miss rate of L1 cache 01 the L2 cache experience on average 7 misses per 1000 instructions The miss rate of L2 expressed correct to two decimal places is gate computer science 2017

The Eduladder is a community of students, teachers, and programmers just interested to make you pass any exams. So we solve previous year question papers for you.
See Our team
Wondering how we keep quality?
Got unsolved questions?

## Consider a two-level cache hierarchy L1 and L2 caches. An application incurs 1.4 memory accesses per instruction on average. For this application, the miss rate of L1 cache 0.1, the L2 cache experience on average. 7 misses per 1000 instructions. The miss rate of L2 expressed correct to two decimal places is ______________. -gate computer science 2017

A) 0.05
B) 0.06
C) 0.07
D) 0.08

By:satyashiromani

Taged users:
|prabhat2346|aksingh1818|manjarimattur|ashraf-alasbahi|satyashiromani|Anirudh|jimusabapa|dillu550|plakhe|Tanu|Ashwath-Shetty|Ankita|Aishwarya-shetty-s|tihhjcrj|salazar|Katherine|prajwalamv|vaishnavi-Deshpande|azher-khan|Umang|Mikjhen-lepark|pankaj|ThreeRed|13priya|leo|Jessika-K|deepuckraj|Manisha12|FreeSyria|milanyoyoyogmailcom

Likes:
|deepuckraj

Dislikes:
Be first to dislike this question

A) 0.05

Explanation:
Let 1000 instructions generated 121 Therefore, Miss rate of L2 cache = (memory references generated by L2 cache) / (memory references generated by L1 cache) = 7 / 140 = 0.05 Alternate Solution

On Average, 1.4 memory accesses are required for one instruction execution.
So, for 1000 instructions, 1400 accesses are needed.
Number of misses occurred in cache L2 for 1000 instruction = 7/1400 = 0.005
Miss rate of L2 cache = misses occured in L2 cache / miss rate in L1 cache
= 0.005 / 0.1 = 0.05 (A)

deepuckraj

Likes:
Be first to like this answer

Dislikes:
Be first to dislike this answer